28 Si isotope drastically reduces spin-bath decoherence in silicon [1, 2] and has enabled solid state spin qubits with extremely long coherence [3, 4] and high control fidelity [5] [6] [7] . The limited availability of isotopically enriched 28 Si in industrially adopted forms [8] , however, is a major bottleneck to leverage CMOS technology for manufacturing qubits with the quality and in the large numbers required for fault tolerant quantum computation [9, 10] . Here we show wafer-scale epitaxial growth of isotopically enriched 28 Si/ 28 SiO 2 stacks in an industrial CMOS fab, and demonstrate highly uniform films with an isotopic purity greater than 99.92%. We induce a two dimensional electron gas, the cornerstone of silicon spin qubit architectures, at the isotopically enriched semiconductor/oxide interface by electrical gating. To confirm the high quality growth, we perform electrical probing and show matching properties for fin transistors in 28 Si and natural Si, fabricated using the same high volume manufacturing process. Quantum transport measurements at cryogenic temperature validate wafer-scale 28 Si as a suitable material to host qubits. The establishment of an industrial supply of isotopically enriched Si, previously thought to be a major hurdle, provides the foundation for high volume manufacturing of long-lived spin qubits.
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Isotopically enriched silane (
28 SiH 4 ) as a gas precursor for 28 Si chemical vapour deposition has been employed to deposit 28 Si epilayers used in the early single-qubit experiments [3] [4] [5] 8] . More recently 28 SiH 4 was used in a pre-industrial CMOS facility to grow high quality 28 Si epi-wafers [11] . Here, we show the crucial step of fully integrating 28 Si into a manufacturing CMOS fab, validated by quantum transport measurements. The schematics shown in Fig. 1 28 Si epilayers. It is crucial that the chemical purity of gas precursors is maintained throughout the supply chain. The growth process starts with the deposition of 1 µm of intrinsic natural Si on a high-resistivity 300 mm Si(100) wafer followed by a 100-nm-thick intrinsic 28 Si epilayer. The epilayer is then thermally processed for the formation of a high quality 10-nm-thick 28 SiO 2 layer.
In Fig. 1 we compare the morphology and composition of the grown stack at the center and the edge of the 300 mm wafer. No difference in surface or interface roughness, composition, and purity could be observed across the wafers, indicating a uniform film deposition. Atomic force microscopy shows a uniform and almost defect-free surface with a root mean square surface roughness of 0.2 nm. Secondary ion mass spectroscopy of isotopes 28 Si, 29 Si, and 30 Si demonstrates a high purity film with a residual concentration of non-zero-spin nuclei 29 Si reduced from 4.76% in the Si buffer to less than 0.09% in the purified epilayer. The concentration of common background contaminants C and O is below the detection limit of 4 × 10 17 cm −3 and 1 × 10 18 cm −3 , respectively. High resolution transmission electron microscopy shows the 28 Si/ 28 SiO 2 interface is flat down to 1-2 atomic layers over ranges that are for practical reasons meaningful for Si quantum dot spin qubits. No dislocations or stacking faults are visible in the epilayer. The sharpness of the interface, the negligible density of defects in the lattice, and the associated electron diffraction pattern highlight the film quality and good control over the growth process.
Isotopically enriched 28 Si transistor test structures (15 nm fin width and 50 nm gate length) were fabricated in the 300 mm high volume manufacturing line. We used a standard fab process flow comprised of the following steps: fin patterning, shallow trench isolation, high-κ metal gate-stack, and contacts. Figure 2 shows the electrical characterisation of these transistors by whole wafer electrical probing at room temperature. Currentgate voltage measurements ( Fig. 2(a) are overlaid and show healthy and matching device characteristics. We observe a similar cross-wafer variation of key transistor metrics ( Fig. 2(b) -(e)), indicating that 28 Si and natural Si processes behave similarely through all of the key processing steps required for qubit fabrication. These results demonstrate the successful integration of 28 Si in a 300 mm CMOS manufacturing line; a first step toward the large-scale integration of 28 Si qubits.
To evaluate relevant material properties for semiconductor qubits such as carrier mobility, critical density, and valley splitting energy, we use quantum transport measurements in micron-scale Hall-bar devices at low temperature. Large mobility and small critical density associated with the metal-insulator transition indicate material uniformity and low disorder at the critical confining interfaces. These properties are beneficial for obtaining reproducible quantum dots at intended locations on the substrate. Valley splitting quantifies the energetic separation between the ground state used for computation and the lowest excited state, and a large splitting energy is beneficial for qubit operation [12] . Figure 3(a) shows the optical micrograph and the key elements of a Hall-bar shaped transistor. The devices were fabricated in an academic cleanroom environment, starting from coupon-sized samples diced from the original 28 Si/ 28 SiO 2 300 mm wafer and using electron beam lithography and lift-off additive techniques. The Hall-bar transistor has an equivalent SiO 2 oxide thickness (EOT) of 17 nm due to an additional 17-nm-thick Al 2 O 3 layer deposited on top of 28 SiO 2 to emulate the additional steps used in multi-layer gate-defined qubits. The electrical characterisation of the device was performed at a temperature of 1.7 K using standard low frequency lock-in techniques to measure the longitudinal (ρ xx ) and transverse (R xy ) resistivity, electron mobility µ, and Hall carrier density n as a function of gate voltage V g and external perpendicular magnetic field B (See Methods).
A DC voltage applied to the top gate (V g ) accumulates a two-dimensional electron gas (2DEG) at the 28 Si/ 28 SiO 2 interface which conducts above a turn-on voltage of V to = 1.36 V. For values below V to no current flow is observed in the device up to a temperature of T = 23 K, confirming the insulating behavior of the intrinsic 28 Si film at low temperature. For V g > V to (Fig.  3(b) ) we measure a linear increase in the Hall density n as a function of V g . The experimental capacitance C = e dn/dV g matches within 5% the expected value for the given EOT. Figure 3(c) shows the density-dependent mobility. Above a critical density n c , required to establish metallic conduction in the 2DEG, the mobility rises sharply due to screening from charged impurity Coulomb scattering. A maximum mobility of 9800 cm 2 /Vs is reached at a characteristic density n m = 1.13 × 10 12 cm −2 . Beyond n m the mobility drops due to surface-roughness scattering at the 28 Si/ 28 SiO 2 interface [13] [14] [15] . We estimate a n c = 2.16 × 10 11 cm −2 at 1.7 K by extrapolating the mobility µ vs. log(n) above the critical density [16] to zero, shown in Fig. 3(d) . Both the mo- previously reported for high-mobility MOSFETs in natural Si at low temperatures [17] [18] [19] . Therefore, these results support the use of industrial 28 Si/ 28 SiO 2 stacks for spin qubits fabrication.
Transport characterisation at high magnetic field allows measurements of the effective mass m * and quantum lifetime τ q , from which we deduce upper bounds for the valley splitting energy and estimate the g-factor. Figure 3(e) shows the longitudinal magnetoresistivity with Shubnikov-de Haas (SdH) oscillations minima aligned to quantum Hall plateaus in R xy . SdH oscillations start at B ef f = 1 T and spin degeneracy is resolved at the even filling factor ν = 10. We do not observe odd filling factors, indicating that valley degeneracy is not resolved under these measurement conditions. An electron effective mass m * = 0.19m e and a quantum lifetime τ q = 0.69 ps are extracted by fitting, respectively, the damping of SdH oscilation amplitude with increasing temperature (Fig.  3(f) ) and their envelope [20] [21] [22] [23] (See Supplemental Information). The effective mass value is in agreement with measurements performed on natural Si [24] .
The obtained τ q implies a Landau Level broadening Γ ≈h/2τ q = 477 µeV, which sets an upper bound to valley splitting at the investigated density and magnetic field. For comparison, a valley splitting energy of 275 µeV was measured in 28 Si quantum dots fabricated on identical wafers in an academic environment [25] . The onset of spin-splitting at B S = 4.3 T implies that the Zeeman energy gµ B B S Γ, where µ B is the Bohr magneton. From this a g-factor of g = 1.92 ± 0.07 is estimated, which is close to the expected single-particle value of g = 2.
In conclusion, we demonstrate the integration of isotopically enriched 28 Si on 300 mm wafers in a high volume manufacturing CMOS environment. We study the transport characteristics of two types of devices: i) nanoscale transistors based on Si fins, entirely fabricated in a 300 mm line using standard transistor process modules; and ii) micron-scale Hall-bar transistors fabricated in an academic environment. The electrical characteristics of transistor devices on isotopically enriched 28 Si validate utilization of these stacks in front-end fab processing. Quantum transport characterisation of the Hallbar transistors at cryogenic temperatures show the 2DEG at the 28 Si/ 28 SiO 2 interface to have excellent properties for hosting spin qubits. Mobility and critical density for these stacks are among the best reported for equivalent oxide thicknesses, with the potential to achieve large valley splitting.
The advanced process control attainable by performing the entire device fabrication process in the high volume manufacturing environment is expected to further decrease disorder at the critical silicon/oxide interface, thereby increasing µ and decreasing n c . Overall, these results serve as a first step toward the fabrication of 28 Si quantum dot spin qubits in a state-of-the-art semiconductor manufacturing line. This opens an important avenue to advance spin qubit performance because many of the limiting challenges, such as non-uniformities in the gate patterns and quality of the dielectric interfaces, are fundamentally related to process control.
METHODS
Hall bar transistors fabrication and electrical characterisation. Starting from coupon-sized samples diced from the original 28 Si/ 28 SiO2 300 mm wafer, highly doped n ++ regions are obtained by P-ion implantation followed by activation annealing in N2 environment. Multiple ohmic contacts are deposited by e-beam evaporation of Al. The top gate defining the transistor channel is fabricated by depositing a layer of Ti/Pd on top of 17 nm of Al2O3 grown by atomic layer deposition at 300
• C. The final device is annealed in forming gas at 400
• C to reduce the structural damage induced by ebeam lithography [19, 26] . The electrical characterisation of the device was performed at a temperature of 1.7 K using standard four-terminal low frequency lock-in techniques with a constant source-drain excitation voltage of 1 mV. Longitudinal (ρxx) and transverse (Rxy) resistivity were measured as a function of carrier density, controlled by Vg, and external perpendicular magnetic field B. The Hall carrier density n and electron mobility µ are calculated using the relationships Rxy = (ne) −1 B and µ = (neρ0) −1 , respectively, where e is the elementary charge and ρ0 = ρxx(B=0T).
